▲

PROFILE

Home  Colleges  College of Technology  Department of Electronics & Communication Engineering  Profile

Department of Electronics & Communication Engineering


Dr. Abhishek Tomar


DESIGNATION: Professor
QUALIFICATION:Ph.D. (Electronics)
SPECIALISATION:VLSI Design
EMAIL:abhishek[dot]tomar[at]gbpuat-tech[dot]ac[dot]in, abhishekstomar[at]gmail[dot]com
CONTACT NO.:+91-9410356092

Research Areas/Areas of interest

  • RF/Analog circuits for wireless communications, VLSI Design, Bio-electronics
    • Publications

  • Publication – 47 Nos
    • Research Projects

    Project Title: A Hardware-Efficient Beamformer for Portable, Low Cost Ultrasound Imaging System

  • PI: Dr. Mayur agarwal
  • Co-PI: Dr. Abhishek Tomar
  • Co-PI: Dr. Rakesh Biswas, Assistant Prof., IIIT Guwahati
  • Funded Amount: ₹ 13, 18, 000
  • Funding Agency: NPIU
  • Funded Year: 2019
  • Status – Complete
    • Selected Research Publications

    1. High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR XNOR Cell. J. Kandpal, A. Tomar, M. Agarwal and K. K. Sharma, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 6, pp. 1413-1422, June 2020, doi: 10.1109/TVLSI.2020.2983850.

    2. Design of Hybrid Full Adder for High Performance Application, Jyoti Kandpal, and Abhishek Tomar, International Journal of Communications & Electronics, Vol.7, No. 1, pp. 42-45, Jan.2019. DOI/ISSN/ ISBN No.2320-8996

    3. A Sense-Amplifier Based Flip-Flop with Symmetric Latch Design, Kailash Pandey, Abhishek Tomar, and Jyoti Kandpal IEEE Conference on Electrical and Computer Engineering (WITCON ECE 2019), Dehradun, UK, India, PP 196-199, Nov. 22-23, 2019.

    4. High Performance 20-T based Hybrid Full Adder using 90nm CMOS Technology. J. Kandpal, A. Tomar, K. Pandey and M. Agarwal, IEEE Conference on Electrical and Computer Engineering (WITCON ECE 2019), Dehradun, UK, India, PP 192-195, Nov. 22-23, 2019.

    5. Design of Low Power and High Speed XOR/XNOR Circuit using 90 nm CMOS. J Kandpal, A Tomar, S Adhikari, V Joshi, IEEE Conference on Innovations in Electronics, Signal Processing and Communication (IESC), Shillong, Meghalaya, India, PP 221-225, Mar. 1-2, 2019.

    6. Design of Hybrid Style Full Adder for Low Power and High Speed Applications , Shivam Adhikari, Vijay Joshi, Jyoti Kandpal and Dr. Abhishek Tomar, in 33rd Indian Engineering Congress, Udaipur, 21-23 December 2018, pp. 385-389

    7. Application of Nanopore of Solid Membrane for Recognition of Fluorescent Pseudomonas. H.C. Joshi, K.P. Singh, Abhishek Tomar, and Prashant Singh, International Journal of Biochemistry and Biophysics, Vol.5, No. 3, pp. 53-64, 2017. DOI: 10.13189/ijbb.2017.050301

    8. Design of Intelligent Electricity-Theft Monitoring System Using MATLA. Rohit Kumar, Sudha Arora, Sunil Singh and Abhishek Tomar, International Journal of Scientific & Engineering Research, Vol.8, No. 12, pp.139-142, Dec. 2017. DOI/ISSN/ ISBN No.2229-5518.

    9. Design Of Hybrid Full Adder in Deep Sub-micron Technology. Rohit Tripathi, Vijay Joshi, Shivam Adhikari and Dr. Abhishek Tomar, in IInd All India Seminar on Advances in Engineering and Technology for Sustainable Development, on Nov. 25-26, 2017 at page 154-159.
    Books Chapters

  • “Microprocessor” - Uttarakhand Open University 2020-21
    • Other Information

  • GATE Qualified with AIR 117 in year 2000.
  • Recipient of Japanese Government Scholarship 2007.
  • Life Member of the Indian Society for Technical Education.
  • Life Member of Institution of Engineers, Kolkata.